$$
\Delta
$$

| Product (configuration technology) | Core operating voltages (V) | Packaging and pin-count options | Logic cells | Contents of each logic cell | LUTderived memorydensity range (bits) |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Actel |  |  |  |  |  |
| Axcelerator (antifuse) | 1.5 | $\begin{gathered} \text { CS 128, FBGA 256/ } \\ \text { 484/676/896/1152, } \\ \text { PBGA } 729 \end{gathered}$ | 672 to $\mathbf{1 0 , 7 5 2}$ register cells, 1344 to $\mathbf{2 1 , 5 0 4}$ combinatorial cells | Four-input multiplexer and register (register cell), three-input multiplexer, two-input AND gate, twoinput OR gate, inverter (combinatorial cell) | NA |
| eX (antifuse) | 2.5 | $\begin{aligned} & \text { TQFP 64/100, } \\ & \text { CSP 49/128/180 } \end{aligned}$ | 64 to 256 register cells, 128 to 512 combinatorial cells | Four-input multiplexer and register (register cell), three-input multiplexer, two-input AND gate, two-input OR gate, inverter (combinatorial cell) | NA |
| MX (antifuse) | 3.3, 5 | CQFP 208/256, PBGA 272, PLCC 44/68/84, PQFP 100/160/208/240, TQFP 176, VQFP 80/100/176 | 348 to 1230 register cells,295 to 1184 combinatorial cells | Three-input multiplexer and two-input OR gate (combinatorial cell) | NA |
| ProASIC (flash) | 2.5 | FBGA 144/676, PBGA 272/456, PQFP 208 | 5376 to 26,880 | Three-input combinatorial- or sequentiallogic cluster | NA |
| ProASIC Plus (flash) | 2.5 | FBGA 144/256/484/ 676/896/1152, PBGA 456, PQFP 208, TQFP 100 | 3072 to 56,320 | Three-input combinatorial- or sequentiallogic cluster | NA |
| SX (antifuse) | 3.3 | FBGA 144, PBGA 313/329, PLCC 84, PQFP 208, TQFP 144/176, VQFP 100 | 256 to 1080 register cells, 512 to 1800 combinatorial cells | Four-input multiplexer and register (register cell), three-input multiplexer, two-input AND gate, two-input OR gate, inverter (combinatorial cell) | NA |
| SX-A (antifuse) | 2.5 | CQFP 208/256, FBGA 144/ 256/484, PBGA 329, PQFP 208, TQFP 100/144/176 | 256 to 2012 register cells, 512 to 4024 combinatorial cells | Four-input multiplexer and register (register cell), three-input multiplexer, two-input AND gate, two-input OR gate, inverter (combinatorial cell) | NA |
| Altera |  |  |  |  |  |
| Acex 1K <br> (SRAM) | 2.5V | $\begin{gathered} \text { F 256/484, Q 208, } \\ \text { T 100/144 } \end{gathered}$ | 576 to 4992 | Four-input LUT, register, programmable carry chain, programmable cascade chain | NA |
| Apex 20K <br> (SRAM) | 2.5 | 1-mm BGA, 1.27 -mm BGA, PQFP, RQFP, TQFP <br> (144 pins to 672 pins) | 4160 to $\mathbf{1 6 , 6 4 0}$ | Four-input LUT, register, programmable carry chain, programmable cascade chain | NA |
| Apex 20KC (SRAM) | 1.8 | 1-mm BGA, $1.27-\mathrm{mm}$ BGA, PQFP, RQFP (208 to 1020 pins) | $\mathbf{8 3 2 0}$ to $\mathbf{3 8 , 4 0 0}$ | Four-input LUT, register, programmable carry chain, programmable cascade chain | NA |
| Apex 20KE (SRAM) | 1.8 | 1-mm BGA, $1.27-\mathrm{mm}$ BGA, PQFP, RQFP, TQFP <br> (144 to 1020 pins) | 1200 to 51,840 | Four-input LUT, one register, programmable carry chain, programmable cascade chain | NA |
| Apex II (SRAM) | 1.5 | B 724, F 672/1020/1508 | 16,640 to 67,200 | Four-input LUT, register, programmable carry chain, programmable cascade chain | NA |
| Excalibur EPXA (SRAM) | 1.8 | FBGA 484/672/1020 | 4160 to $\mathbf{3 8 , 4 0 0}$ | Four-input LUT, register, programmable carry chain, programmable cascade chain | NA |


| 29,440 to <br> 338,688 | $\mathbf{4 6 0 8}$ | FIFO controllers, per-pin <br> FIFOs, eight PLLs | Single-chip, nonvolatile, secure, live at <br> power-up, fouor debugging probes | \$124 (AX1000) |
| :---: | :---: | :---: | :---: | :---: |
| NA | NA | NA | Single-chip, <br> nonvolatile, secure | \$2.30 (eX64) |

Dedicated Size of each
memory- dedicated
density
memory

| density | memory |
| :---: | :---: |
| range | block |
| (bits) | (bits) |

end of 2002, cheapest package, lowest speed, commercial temperature)
12,228 to
49,152

53,248 to
2048
212,992

106,496 to
2048 327,680
24,576 to
442,368
2048
24,576 to
442,368

425,984 to
4096
1,146,880

53,248 to
2048
4096
49,152

327,680

Logic-array blocks, embedded array blocks, general-purpose PLL

Logic-array blocks, embedded system blocks, PLL, MegaLabs

Copper interconnect, two to four PLLs, 840-Mbps LVDS I/O buffers, logic-array blocks, embedded system blocks, MegaLabs, SignalTap embedded logic analyzer Two to four PLLs, 840-Mbps LVDS I/0 buffers, logic-array blocks, embedded system blocks, MegaLabs SignalTap, embedded logic analyzer
Copper interconnect, four PLLs, eight global clocks, 1-Gbps I/O buffers, logicarray blocks, embedded system blocks, MegaLabs, SignalTap embedded logic analyzer
ARM922T processor, UART, timer, SDR/ DDR SDRAM controller, $\mathbf{3 2}$ to $\mathbf{2 5 6}$ kbytes of SRAM, 16 to 128 kbytes of dual-port SRAM, interrupt controller, AMBA/AHB1 and AHB2 buses, expansion-bus interface, FPGA-configuration logic, embedded trace (ETM9) module, JTAG and APEX 20KE-like FPGA fabric

In-circuit reconfiguration, multivolt-I/0
support, JTAG and boundary-scan-test
support, 64-bit and $66-\mathrm{MHz}$ PCI compliance, support for Nios embedded processor
LVTTL, LVCMOS, and PCI support; in-circuit
\$27 to \$185
reconfiguration; multivolt-I/O support; JTAG and boundary-scan-test support; support for Nios embedded processor
I/O standards support for SSTL, PCI, GTL+, $\quad \$ 60$ to $\$ 405$
AGP, CTT, LVPECL, LVCMOS, and LVTTL; in-circuit reconfiguration; multivolt-1/0
support; JTAG and boundary-scan-test sup-
port; support for Nios embedded processor
I/O standards support for SSTL, PCI, GTL+, AGP, CTT,
\$11 to \$450
LVPECL, LVCMOS, and LVTTL; in-circuit reconfiguration; multivolt-1/O support; JTAG and boundary scan test support; support for Nios embedded processor

I/O standards support for HyperTransport,
\$160 to \$1070
SSTL, PCI, GTL+, AGP, CTT, LVPECL, LVCMOS,
and LVTTL; multivolt-I/O support; JTAG and
boundary-scan-test support; support for Nios embedded processor
186 to 711 user I/Os; advanced I/O support; 1.8,
\$40 to \$750
2.5, or 3.3 V I/Os; 26 to 160 embedded system
blocks; content-addressable-memory support; processor operates independently of the FPGA; support for Nios embedded processor

| Product (configuration technology) | Core operating voltages <br> (V) | Packaging and pin-count options | Logic cells | Contents of each logic cell | LUTderived memorydensity range (bits) |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Altera (con't) |  |  |  |  |  |
| Mercury <br> (SRAM) | 1.8 | 1-mm BGA (484 to 780 pins) | 4800 to 14,400 | Four-input LUT, register, programmable carry chain, programmable cascade chain | NA |

Stratix (SRAM) $\quad 1.5 \quad$| $1-\mathrm{mm}$ BGA, $1.27-\mathrm{mm}$ BGA |
| :---: |
| $(672$ to 1923 pins $)$ |$\quad 10,570$ to 114,140

Four-input LUT, register, programmable NA carry chain, programmable cascade chain

Atmel
AT6000
(SRAM)
AT40K
(SRAM)

AT94K
3.3
3.3, 5 BQFP 132, PLCC 84, PQFP 208/240, TQFP 144, VQFP 100
3.3, 5 LQFP144, PLCC84, PQFP100/

256 to 2304 160/240, PQFP304, SBGA352, TQFP100, VQFP208
(SRAM)
PLCC84, TQFP100/
256 to 2304
144, VQFP208

AT94S
3.3

CABGA 256
256 to 2304
Two three-input lookup tables, 15 -input multiplexer,
4096 to
(SRAM)

| Lattice ispXPGA | 1.5, 2.5, 3.3 | 3 FPBGA 900, FPSBGA 680 | 1936 to 15,376 |
| :---: | :---: | :---: | :---: |
| ORCA2 | 3.3, 5 | BGA 272, PBGA 388, PLCC 84, PQFP 160/208/240/304, SBGA 432, TQFP 100/144 | 100 to 900 |
| ORCA3C | 5 | PBGA 272, PQFP 208/240 | 484 |
| ORCA3L | 2.5 | PBGA 388, PQFP 208/240, SBGA 432/600 | 1024 to 1444 |
| ORCA3T | 3.3 | PQFP 208/240/272/388, SBGA 432/600 | 144 to 784 |
| ORCA4E | 1.5 | FPBGA 416/680, PBGA 388 | 624 to 2024 |


| Four four-input LUTs, four configurable | 1936 to |
| :---: | :---: |
| sequential elements, wide logic generator | 15,376 |


| Four four-input LUTs, four configurable | 6400 to |
| :---: | :---: |
| sequential elements, wide logic generator | 57,600 |
| Eight four-input LUTs, eight latches or |  |
| registers, additional register | 61,952 |


| Eight four-input LUTs, eight latches | 131,072 to |
| :--- | :---: |
| or registers, additional register | 184,832 |
|  |  |
| Eight four-input LUTs, eight latches | 18,432 to |
| or registers, additional register | 100,352 |
|  |  |
| Eight four-input LUTs, eight latches | 79,872 to |
| or registers, additional register | 259,072 |

Eight four-input LUTs, eight latches
165,888 or registers, additional register

Eight four-input LUTs, eight latches
165,888 or registers, additional register

Price ( 10,000 units,

| Dedicated <br> memory- <br> density <br> range <br> (bits) | Size of each <br> dedicated <br> memory <br> block <br> (bits) | Other embedded functions |
| :---: | :---: | :---: |

Other notable features
end of 2002,
cheapest package, lowest speed, commercial temperature)
\$100 to \$230
Carry-select look-ahead mode, multiplier mode, multivolt-1/0 operation, in-circuit reconfiguration, JTAG and boundary-scan-test support, I/0row bands, array-driver technology, support for Nios embedded processor

Copper interconnects; I/O standards support for
$\$ 100$ to $\mathbf{\$ 1 6 0 0}$ HyerTransport, SSTL, PCI, GTL+, AGP, CTT, LVPECL, LVCMOS, PCML, HSTL and LVTTL; multivolt-I/O support; JTAG and boundary-scan-test support; support for Nios embedded processor

| NA | NA | NA | Partial and dynamic reconfiguration | \$15 to \$70 |
| :---: | :---: | :---: | :---: | :---: |
| 2048 to <br> 18,432 | 128 | Registers in I/O buffers | Partial and dynamic reconfiguration, PCI compliant, core-cell direct connections | \$3 to \$90 |
| $\begin{gathered} 2048 \text { to } \\ 18,432 \end{gathered}$ | 128 | Registers in I/O buffers, 8-Bit AVR microcontroller and 36 kbytes of program and data SRAM | Partial and dynamic reconfiguration, PCI compliant, 16 internal interrupts, 16 IO-select lines, two UARTs, three timer/counters, $8 \times 8$-bit hardware multiplier, four external interrupts, two-wire interface peripheral | \$5 to \$65 |
| $\begin{gathered} 2048 \text { to } \\ 18,432 \end{gathered}$ | 128 | Registers in I/O buffers, 8-Bit AVR microcontroller and 36 kbytes of program and data SRAM, 256 kbit to <br> 1 Mbit of configuration EEPROM | Partial and dynamic reconfiguration, PCI compliant, 16 internal interrupts, 16 IO-select lines, two UARTs, three timer/counters, $8 \times 8$-bit hardware multiplier, four external interrupts, two-wire interface peripheral | \$10 to \$85 |
| $92,160 \text { to }$ 414,720 | 4096 | System memory, system-clock PLL, system HSI serializer/ deserializer | Nonvolatile, instant-on and reconfigurable, no external memory required, as many as 496 user I/Os, system-IO multistandard configuration, IEEE 1532- and IEEE1149.1-compliant | \$45 to \$345 |
| NA | NA | NA | As many as $\mathbf{4 3 , 2 0 0}$ usable logic gates, as many as 480 user I/Os, register and latch options, PCI-bus compliance, boundary-scan IEEE 1149.1 JTAG | \$8.48 to \$105 |
| NA | NA | NA | 18,600 usable logic gates, as many as 298 user I/Os, as many as four Express-clock inputs, boundary-scan IEEE 1149.1 JTAG | \$102 |
| NA | NA | NA | As many as $\mathbf{3 4 0 , 0 0 0}$ usable logic gates, as many as 442 user $\mathrm{I} / \mathrm{Os}$, $3.3 \mathrm{~V} \mathrm{I} / 0$ supply voltage, as many as four Express-clock inputs, boundary-scan IEEE 1149.1 JTAG | \$102 to \$291 |
| NA | NA | NA | As many as 18,600 usable logic gates, as many as 448 user I/Os, as many as four Expressclock inputs, boundary-scan IEEE 1149.1 JTAG | \$13.66 to \$128 |
| $\begin{gathered} 73,728 \text { to } \\ 147,456 \end{gathered}$ | 9216 | Eight PLLs (T1/E1, STS-3), micro-processor-unit interface, AMBA bus | $\mathbf{2 0 0}, \mathbf{0 0 0}$ to $\mathbf{6 0 0 , 0 0 0}$ usable logic gates; as many as $\mathbf{4 6 6}$ user I/Os; support for multiple I/O standards, including HSTL, SSTL, and GTL+; embedded quad-port RAM blocks; twin-quad programmable-function units; boundary-scan IEEE 1149.1 JTAG | \$59 to \$212 |
| 110,592 | 9216 | Microprocessor-unit interface, AMBA bus | 400,000 usable logic gates; support for XGMII and XSBI; support for multiple I/O standards, including HSTL, SSTL, and GTL+; bandwidth as high as $12.5 \mathrm{Gbps} ; 33,64 \mathrm{~B} / 66 \mathrm{~B}$ encoding/decoding; boundary-scan IEEE 1149.1 JTAG | \$250 |
| 110,592 | 9216 | Eight 3.125-Gbps serializer/deserializer (dual-XAUI), microprocessor interface, AMBA bus | 400,000 usable logic gates; 3.125-Gbps serializer/ deserializer; support for multiple I/O standards, including HSTL, SSTL, and GTL+; 8B/10B encoding/ decoding; alignment FIFOs; embedded quad-port RAM blocks; twin-quad programmable-function units; boundary-scan IEEE 1149.1 JTAG | \$250 |


| Product (configuration technology) Atmel (con't) | Core operating voltages (V) | Packaging and pin-count options | Logic cells | Contents of each logic cell | LUTderived memorydensity range (bits) |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ORT8850H, ORT8850L | 1.5 | FPBGA 680 | 624 to 2024 | Eight four-input LUTs, eight latches or registers, additional register | $\begin{gathered} \text { 79,872 to } \\ 259,072 \end{gathered}$ |
| QuickLogic |  |  |  |  |  |
| Eclipse (antifuse) | 2.5 | FPBGA $0.8-\mathrm{mm} \mathrm{280}, 1-\mathrm{mm}$ 484 and 672, 1.27-mm 516, PQFP 208 | 960 to 4032 | Two six-input AND gates, four two-input AND gates, seven two-input multiplexers, two registers, as many as six independent outputs | NA |
| EclipsePlus (antifuse) | 2.5 | FPBGA 0.8-mm 280, 1-mm 484 and 672, 1.27-mm 516, PQFP 208 | 960 to 4032 | Two six-input AND gates, four two-input AND gates, seven two-input multiplexers, two registers, as many as six independent outputs | NA |
| pASIC1 <br> (antifuse) | 5 | PLCC 44/68, TQFP 100/144 | 64 to 180 | Two six-input AND gates, four two-input AND gates, three two-input multiplexers, register, as many as five independent outputs | NA |
| pASIC2 <br> (antifuse) | 3.3, 5 | PBGA 256, PLCC 84, PQFP 208, TQFP 100/144 | 192 to 672 | Two six-input AND gates, four two-input AND gates, three two-input multiplexers, register, as many as five independent outputs | NA |
| pASIC3 <br> (antifuse) | 3.3 | PBGA 256/456, PLCC 68/84, PQFP 208, TQFP 100/144/208 | 96 to 1584 | Two six-input AND gates, four two-input AND gates, three two-input multiplexers, register, as many as five independent outputs | NA |
| QuickFC (antifuse) | 3.3 | PBGA 456, PQFP 208 | 560 | Two six-input AND gates, four two-input AND gates, three two-input multiplexers, register, as many as five independent outputs | NA |
| QuickMIPS (antifuse) | 5 | PBGA 680 | 2016 | Two six-input AND gates, four two-input AND gates, seven two-input multiplexers, two registers, as many as six independent outputs | NA |
| QuickPCI <br> (antifuse) | 3.3 | PBGA 256, 456, 484, 516; PQFP 208; TQFP 144 | 266 to 1427 | Two six-input AND gates, four two-input AND gates, seven two-input multiplexers, two registers, as many as six independent outputs | NA |
| QuickRAM (antifuse) | 3.3 | CQFP 256,456, 484; PQFP 208; TQFP 144 | 160 to 1302 | Two six-input AND gates, four two-input AND gates, three two-input multiplexers, register, as many as five independent outputs | NA |
| QuickSD (antifuse) | 2.5 | $\begin{gathered} 0.8-\mathrm{mm} \text { FPBGA 280, 1-mm } \\ 484,672 ; 1.27-\mathrm{mm} 516 ; \\ \text { PQFP } 208 \end{gathered}$ | 2016 | Two six-input AND gates, four two-input AND gates, three two-input multiplexers, register, as many as five independent outputs | NA |
| Triscend |  |  |  |  |  |
| A7 CSoC (SRAM) | 2.5 | BGA 324, 484; PQFP 208 | 512 to 3200 | Four-input LUT, D-type flip-flop with clock enable and asynchronous set or reset, carry/ cascade logic, connections to internal address/data bus, debugging logic, optional look-up-table configuration as 8 -bit serial-in/serial-out shift register | 8192 to 51,200 |


| Dedicated memorydensity range (bits) | Size of each dedicated memory block (bits) | Other embedded functions | Other notable features | end of 2002, cheapest package, lowest speed, commercial temperature) |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} \text { 73,728 to } \\ 147,456 \end{gathered}$ | 9216 | Eight 850-Mbps serializer/deserializer, microprocessor interface, AMBA bus | $\mathbf{2 0 0}, \mathbf{0 0 0}$ or $\mathbf{6 0 0 , 0 0 0}$ usable logic gates; pseudo-SONET framing; supports GTL+, PECL, SSTL3/2, HSTL, and LVDS I/O standards; embedded quad-port RAM blocks; twin-quad programmable-function units; boundaryscan IEEE 1149.1 JTAG | \$128 to \$350 |
| As much as 82,944 | NA | NA | 600-MHz internal speeds, advanced clock capability, programmable I/O buffers | \$12 to \$70 |
| $\begin{gathered} \text { 40,080 to } \\ 82,944 \end{gathered}$ | NA | NA | 600-MHz internal speeds, advanced clock capability, programmable I/O buffers | \$13 to \$77 |
| NA | NA | NA | Faster-than-400-MHz performance, 100\% routability and reliability | \$10 to \$40 |
| NA | NA | NA | Faster-than-400-MHz performance, 100\% routability and reliability | \$12 to \$50 |
| NA | NA | NA | Faster-than-400-MHz performance, 100\% routability and reliability | \$4 to \$25 |
| 25,344 | NA | Fibre Channel ENDEC | Data-transfer rates as high as $\mathbf{2 . 5}$ Gbps for proprietary links | \$38 |
| 82,944 | 2304 | MIPS Technologies MIPS32 4Kc processor; AHB and APB buses with peripherals; two $10 / 100$ Ethernet ports; 32-bit, 33- or 66-MHz PCI host; on-chip debugging blocks | Hardware/software co-design with systemdevelopment kit, in-system analyzer, and system mode | \$60 |
| $\begin{gathered} 11,500 \text { to } \\ \mathbf{5 0 , 6 9 0} \end{gathered}$ | NA | 32- or 64-bit, 33- 66-, or 75-MHz master/target PCI controller | As much as $600-\mathrm{Mbyte} / \mathrm{sec}$ bus performance with zero wait states, reference-design kits with boards, devices, and software drivers | \$9 to \$50 |
| As much as $25,344$ | NA | NA | $600-\mathrm{MHz}$ internal speeds, advanced clock capability, programmable I/O buffers | \$5 to \$35 |
| 82,944 | 2304 | Bus LVDS transceivers | Serial data-transfer rates as high as $\mathbf{5} \mathbf{G b p s}$, conversion rates of 1-to-1 to 1-to-10 | \$40 |

ARM7TDMI 32-bit RISC processor, 8kbyte unified cache, barrel shifter, hardware multiplier, Thumb extensions, debugging extensions, local-CPU bus, external SRAM and SDRAM interfaces, four-channel DMA controller, two 16C450/550-style UARTs with modem, two 16-bit timer/counters, 32-bit watchdog timer, interrupt controller, multi-master high-speed internal bus, 32 to 200 address decoders, power management, power-on reset, hardware breakpoint unit, JTAG port, internal ring oscillator, crystal-oscillator amplifier, registers in I/O buffers, selectable output-drive current

Supported from ARM-based development tools and $\quad \mathbf{1 9 . 9 5}$ (A7S20) RTOS environments, pin-compatible package footprint among family members, 2.5 or 3.3 V I/O buffers, ASIC-based cost-reduction path available

## TABLE 1-REPRESENTATIVE FPGAs (con't)

| Product (configuration technology) <br> Triscend (con't) | Core operating voltages <br> (V) | Packaging and pin-count options | Logic cells | Contents of each logic cell | LUTderived memorydensity range (bits) |
| :---: | :---: | :---: | :---: | :---: | :---: |
| E5 CSoC (SRAM) | 3.3 | BGA 484, LQFP 128, PQFP 208 | 256 to 3200 | Four-input LUT, D-type flip-flop with clock enable and asynchronous set or reset, carry/cascade logic, connections to internal address/data bus, debugging logic, optional look-up-table configuration as 8 -bit serial-in/serial-out shift register | 4096 to <br> 51,200 |
| Xilinx |  |  |  |  |  |
| Spartan II | 2.5 | $\begin{gathered} \text { CS 144; FG 256, 456; } \\ \text { PQ 208; TQ 144; VQ } 100 \end{gathered}$ | 432 to 5292 | Four-input function generator, carry logic, register | 6144 to 75,264 |
| Spartan IIE | 1.8 | $\begin{gathered} \text { FG 456, FT 256, PQ } \\ \text { 208, TQ } 144 \end{gathered}$ | 1728 to 6912 | Four-input function generator, carry logic, register | $\begin{gathered} 24,576 \text { to } \\ 98,304 \end{gathered}$ |
| Virtex-II | 1.5 | $\begin{gathered} \text { BF 957; BG 575, 728; } \\ \text { CS 144, FF 896, 1152, } 1517 \\ \text { 676; FG 256, 456, } \end{gathered}$ | 576 to 104,882 | Four-input LUT, register, carry logic | $\begin{aligned} & 8192 \text { to } \\ & 1,490,944 \end{aligned}$ |
| Virtex-II Pro | 1.5 | FF2 676, 896, 1152, 1148, 1517, 1696, 1704; FG 256/456 | 3168 to 125,136 | Four-input LUT, register, carry logic | $\begin{array}{r} 45,056 \text { to } \\ 1,779,712 \end{array}$ |


| Dedicated | Size of each <br> dedicated |
| :---: | :---: |
| memory- | memory |
| density | block |
| range | (bits) |
| (bits) |  |

Other embedded functions

65,536 to Accelerated 8051/8052-compatible, 8-bit 524,288 microcontroller; three 16-bit timer/ counters; UART; watchdog timer; interrupt controller; two-channel DMA controller; external memory interface; multimaster high-speed internal bus; 16 to 200 address decoders; power management; power-on reset; hardware breakpoint unit; JTAG port; internal ring oscillator; crystal-oscillator amplifier; registers in I/O buffers; selectable output-drive current

| $\begin{gathered} \text { 16,384 to } \\ 57,344 \end{gathered}$ | 4096 | Four DLLS, dedicated carry logic for high-speed arithmetic, low-skew global clock nets, registers in I/O buffers | Fully PCI compliant, IEEE 1149.1-compatible boundary-scan logic | \$6.55 to \$19.45 |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} 32,768 \text { to } \\ 65,536 \end{gathered}$ | 4096 | 19 high-performance interface standards, including LVDS and LVPECL; as many as 120 differential-I/O pairs; four DLLs; dedicated carry logic for high-speed arithmetic; low-skew global clock nets; registers in I/O buffers | Fully PCI compliant, IEEE 1149.1-compatible boundary-scan logic | \$9.50 to \$29.95 |
| $\begin{aligned} & \text { 73,728 to } \\ & 3,096,576 \end{aligned}$ | 18,432 | As many as $16818 \times 18$-bit multipliers, as many as 12 digital-clock managers, XCITE digitally controlled impedance technology, TripleDES security | 0.5-trillion-multiply-accumulate DSP performance; 840Mbps LVDS on any pin pair; BLVDS, LVPECL, HSTL I, II, <br> III, IV, SSTL 2 and 3, PCI, PCI 64/66, and PCI-X support; SRL16 allows shift registers as large as 128 bits in one configurable-logic block | $\begin{gathered} \text { XC2V40: } \$ 14 \text { to } \\ \text { XC2V8000: } \$ 3900 \end{gathered}$ |
| $\begin{aligned} & \text { 221,184 to } \\ & \text { 10,248,192 } \end{aligned}$ | 18,432 | As many as four PowerPC405 cores, as many as 24 3.125-Gbps transceivers, as many as 556 18 $\times 18$-bit multipliers, as many as $\mathbf{1 2}$ digital-clock managers, XCITE digitally controlled impedance technology, TripleDES security | 1-trillion-multiply-accumulate DSP performance; transceiver support for Infiniband, RapidIO Serial, Serial ATA, and 3GIO; differential signaling with 840Mbps LVDS on any pin pair; BLVDS, LVPECL, singleended connectivity with HSTL I, II, III, IV, SSTL 2 and 3, PCI and PCI 64/66; SRL16 allows shift registers as large as $\mathbf{1 2 8}$ bits in one configurable-logic block | $\begin{gathered} \text { XC2VP2: } \$ 40, \\ \text { XC2VP100: } \$ 3200, \\ \text { XC2VP125: } \$ 5000 \end{gathered}$ |


| Product (configuration technology) | Core operating voltages <br> (V) | Packaging and pin-count options | Logic cells | Contents of each logic cell | LUTderived memorydensity range (bits) | Dedicated memorydensity range (bits) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Altera |  |  |  |  |  |  |
| MAX 3000 (EEPROM) | 3.3 | 0.8-mm BGA, PLCC, PQFP, TQFP (44 to 208 pins) | 32 to 512 | 16/36 | Global | NA |
| MAX 7000AE (EEPROM) | 3.3 | $\begin{aligned} & 0.8-\mathrm{mm} \text { BGA, } 1 \text {-mm BGA, } \\ & 1.27-\mathrm{mm} \text { BGA, PLCC, PQFP, } \\ & \text { TQFP ( } 44 \text { to } 256 \text { pins) } \end{aligned}$ | 32 to 512 | 16/36 | Global | NA |
| MAX 7000B (EEPROM) | 2.5 | $\begin{gathered} 0.8-\mathrm{mm} \text { BGA, } 1 \text {-mm BGA, } \\ 1.27-\mathrm{mm} \text { BGA, PLCC, PQFP, } \\ \text { TQFP (44 to } 256 \text { pins) } \end{gathered}$ | 32 to 512 | 16/36 | Global | NA |
| MAX 7000S (EEPROM) | 5 | PLCC, PQFP, RQFP, TQFP <br> (44 to 208 pins) | 32 to 256 | 16/36 | Global | NA |
| Anachip |  |  |  |  |  |  |
| PEEL array <br> (EEPROM) | 4.75 to 5.25 | DIP 24/28/40, PLCC 28/44, SOIC 24/28, TQFP 44, TSSOP 28 | 40 to 72 | As many as 80 inputs/block | Global | NA |
| PEEL device (EEPROM) | $\begin{gathered} 4.75 \text { to } \\ 5.25 \end{gathered}$ | DIP20/24, PLCC 20/28, SOIC 20/24, TSSOP 20/24 | Eight to 10 | As many as 22 inputs/block | Global | NA |
| TPLD (tiny pro-grammable-logic device) (EEPROM) | 3 | PDIP 8, SIP 8, SOIC 8, TSOP 8 | 10 | As many as 32 inputs/ block | Global | NA |
| Zero-power PEEL device (EEPROM) | $\begin{gathered} 2.7 \text { to } 3.6, \\ 4.75 \text { to } 5.25 \end{gathered}$ | DIP 20/24, PLCC 20/28, SOIC 20/24, TSSOP 20/24 | Eight to 10 | As many as 22 inputs/block | Global | NA |
| Atmel |  |  |  |  |  |  |
| ATF15xxAE <br> (EEPROM) | 3.3 | BGA 49/100/256, PLCC 44/68/84, PQFP 100/160/208, TQFP 44/100/144 | 32 to 512 | 16/40 | Global | NA |
| ATF15xxAS (EEPROM) | 5 | PLCC 4468/84, PQFP 100/160, TQFP44/100 | 32 to 128 | 16/40 | Global | NA |
| ATF15xxASV (EEPROM) | 3.3 | PLCC 4468/84, PQFP 100/160, TQFP44/100 | 32 to 128 | 16/40 | Global | NA |
| ATF15xxSE (EEPROM) | 5 | BGA 49/100/256, PLCC 44/68/84/100, PQFP 160/208, TQFP44/100/144 | 32 to 256 | 16/40 | Global | NA |
| ATF16LV8C, ATF22LV10C (EEPROM) | 3.3 to 5 | DIP 20/24, PLCC 20/28, SOIC 20/24, TSSOP 20/24 | Eight to 10 | NA | Global | NA |
| ATF16V8B, ATF20V8B (EEPROM) | 5 | PDIP 20/24, PLCC 20/28, SOIC 20/24, TSSOP 20/24 | Eight to 10 | NA | Global | NA |
| ATF16V8C, ATF20V8C, ATF22V10C (EEPROM) | 5 | DIP 20/24, PLCC 20/28, SOIC 20/24, TSSOP 20/24 | Eight to 10 | NA | Global | NA |
| ATF2500B <br> (EPROM) | 5 | DIP 40, LCC 44, PLCC 44 | 24 | NA | Global | NA |
| ATF2500C <br> (EEPROM) | 5 | DIP 40, LCC 44, PLCC 44 | 24 | NA | Global | NA |
| ATF750C, ATF750LVC (EEPROM) | 3.3, 5 | DIP 24, PLCC 28, SOIC 24, TSSOP 24 | 10 | NA | Global | NA |
| Cypress Semiconductor |  |  |  |  |  |  |
| 2.5-Gbps tranceivers | 3.3 | BGA 456 | 1536 | 16/36 | Hierarchical | 245,760 |
| Delta39K (SRAM) | $\begin{gathered} 1.8 \text { to } \\ 3.3 \end{gathered}$ | FBGA 256/484/676, PQFP 208, Self-Boot BGA 388, Self-Boot FBGA 256/484/676 | 512 to 3072 | 16/36 | Hierarchical | $\begin{gathered} 81,920 \text { to } \\ 491,520 \end{gathered}$ |

Price (10,000 units,

Size of each dedicated memory block (bits)

Other embedded functions

Other notable features
end of 2002, cheapest package, lowest speed, commercial temperature)

| NA | NA | 2.5, 3.3, 5 V -compatible I/O; 4.5-nsec propagation delays; low-power mode; FAST programming times; JTAG in-system-programmable support; PCI compatible | \$1 to \$8 |
| :---: | :---: | :---: | :---: |
| NA | NA | 2.5, 3.3, 5V-compatible I/O; 4.5-nsec propagation delays; low-power mode; FAST programming times; JTAG in-system-programmable support; PCI compatible | \$1.40 to \$29 |
| NA | NA | 1.8, 2.5, $\mathbf{3 . 3 V}$-compatible I/O; support for GTL+ and SSTL I/O standards; 3.5 -nsec propagation delays; low-power mode; JTAG in-system-programmable support; PCI compatible | \$1.40 to \$29 |
| NA | NA | 3.3 and 5 V -compatible $\mathrm{I} / 0,6$-nsec propagation delays, low-power mode, JTAG in-system-programmable support, PCI compatible | \$3 to \$34 |

$\left.\begin{array}{cccc}\text { NA } & \text { NA } & \text { NA } & \begin{array}{c}\text { \$2.41 to } \$ 2.86 \\ \text { NA }\end{array} \\ \text { NA } & \text { NA } & \text { NA } & \begin{array}{c}\text { Schmitt trigger, programmable clock, } \\ \text { programmable clock polarity }\end{array} \\ & \text { NA cents to } \\ 99 \text { cents } \\ 50 \text { cents to } \\ 75 \text { cents }\end{array}\right]$

| NA | NA | Input-transition detection on L versions | $\begin{aligned} & 90 \text { cents to } \\ & \$ 15 \end{aligned}$ |
| :---: | :---: | :---: | :---: |
| NA | NA | Input-transition detection on L versions | \$1 to \$4 |
| NA | NA | Input-transition detection on L versions | \$1 to \$4 |
| NA | NA | Input-transition detection on Z versions | 90 cents to $\$ 8$ |
| NA | NA | Quarter-power $\mathbf{Q}$ versions, input-transistion detection on QL and $\mathrm{Z} / \mathrm{QZ}$ versions | 50 cents to 90 cents |
| NA | NA | Quarter-power $\mathbf{Q}$ versions, input-transistion detection on QL versions | 40 cents to 55 cents |
| NA | NA | Quarter-power $\mathbf{Q}$ versions, input-transistion detection on QL and $\mathbf{Z} / \mathbf{Q Z}$ versions | 65 cents to 85 cents |
| NA | NA | Quarter-power $\mathbf{Q}$ versions, input-transistion detection on QL and $\mathrm{Z} / \mathrm{QZ}$ versions | \$2.50 |
| NA | NA | Quarter-power $\mathbf{Q}$ versions, input-transistion detection on QL and $\mathrm{Z} / \mathrm{QZ}$ versions | \$2.50 |
| NA | NA | Input-transistion detection on QL and $\mathrm{Z} / \mathrm{QZ}$ versions | 90 cents to \$1 |


| 4096 (channel) and 8192 (cluster) | Integrated 2.5-Gbps serializer/ deserializer, clock- and data-recovery unit, clock-multiplier unit, postamplifier | Infiniband-compliant, low jitter, low power, self-boot | \$75 |
| :---: | :---: | :---: | :---: |
| 4096 (channel) and 8192 (cluster) | Spread-spectrum-aware PLL; built-in FIFO and dual-port arbitration logic; two registers in each I/O cell, support for multiple I/O standards, including PCI, GTL+, SSTL, HSTL, QDR; carry-chain logic | Zero-power, self-boot, Compact PCI hot-swap compatible, JTAG | \$17 to \$65 |

TABLE 2-REPRESENTATIVE PALs, SPLDs AND CPLDs (con't)

| Product (configuration technology) | Core operating voltages (V) | Packaging and pin-count options | Logic cells | Contents of each logic cell | LUT- <br> derived <br> memory- <br> density <br> range <br> (bits) | Dedicated memorydensity range (bits) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Cypress Semiconductor (con't) |  |  |  |  |  |  |
| HOTLink II | 3.3 | BGA 456 | 1536 | 16/36 | Hierarchical | 245,760 |
| OC-48 serializer/ deserializer | 3.3 | BGA 456 | 1536 | 16/36 | Hierarchical | 245,760 |
| Quantum38K (SRAM) | $\begin{gathered} 2.5 \text { to } \\ 3.3 \end{gathered}$ | FBGA 256/484, PQFP 208 | 512 to 1536 | 16/36 | Hierarchical | $\begin{gathered} \text { 16,384 to } \\ 49,152 \end{gathered}$ |
| Ultra37000 (EEPROM) | $\begin{gathered} 3.3 \text { to } \\ 5 \end{gathered}$ | BGA 256/352, CLCC 44/84, CQFP 160/208, PLCC 44/84, PQFP 208, TQFP 44/100/160 | 32 to 512 | 16/36 | Global | NA |
| Lattice Semiconductor |  |  |  |  |  |  |
| 16V8 (EEPROM) | 3.3, 5 | PDIP 20, PLCC 20 | Eight | NA | Global | NA |
| $20 \mathrm{V8}$ (EEPROM) | 3.3, 5 | PDIP 24, PLCC 28 | Eight | NA | Clobal | NA |
| 22V10 (EEPROM) | 3.3, 5 | PDIP 24, PLCC 28 | 10 | NA | Clobal | NA |
| ispGAL22V10 (EEPROM) | 3.3, 5 | PLCC 28, SSOP 28 | 10 | NA | Clobal | NA |
| ispLSI 5000VE (EEPROM) | 3.3 | BGA 272/388, FPBGA 256/388, TQFP 100/128 | 128 to 512 | 32/68 | Global | NA |
| ispMACH 4000B, 4000C, 4000V (EEPROM) | $\begin{gathered} 18,2.5, \\ 3.3 \end{gathered}$ | FPBGA 256, TQFP 44/48/ 100/128/176 | 32 to 512 | 16/36 | Global | NA |
| ispMACH4A (EEPROM) | 3.3, 5 | BGA 256, CABGA 100, FPBGA 144/256/388, PLCC 44, PQFP 100/208, TQFP 44/48/100/144 | 32 to 512 | 16/36 | Global | NA |
| ispMACH 5000B (EEPROM) | 2.5 | FPBGA 256/484, PQFP 208, TQFP 128 | 128 to 512 | 32/68 | Global | NA |
| ispMACH 5000VG (EEPROM) | 3.3 | FPBGA 256/484/676 | 768 to 1024 | 32/68 | Hierachical | NA |
| ispXPLD 5000MX (EEPROM) | $\begin{gathered} 18,2.5 \\ 3.3 \end{gathered}$ | FPBGA 256/484/672, PQFP 208 | 256 to 1024 | 32/68 | Clobal | 131,072 to 524,288 (use subtracts from available logic resources) |
| STMicroelectronics |  |  |  |  |  |  |
| PSD4235G2/V <br> (flash) | 3.3, 5 | TQFP 80 | 16 | NA | Global | 4,194,304 |
| PSD4256G6V (flash) | 2.7 | TQFP 80 | 16 | NA | Clobal | 8,388,608 |
| PSD835G2/V <br> (flash) | 3.3, 5 | TQFP 80 | 16 | NA | Clobal | 4,194,304 |
| PSD8XXF2/V (flash) | 3.3, 5 | PLCC 52, PQFP 52 | 16 | NA | Global | $\begin{gathered} \text { 1,048,576 to } \\ 2,097,152 \end{gathered}$ |
| Xilinx |  |  |  |  |  |  |
| CoolRunner-II (EEPROM) | 1.8 | CP 56/132, FG 324, FT 256, PC 44, PQ 208, TQ 144, VQ 44/100 | 32 to 512 | 16/56 | Global | NA |

Size of each
dedicated memory block (bits)

Other embedded functions

Four 0.2- to 1.5 -Gbps serial links, 8B/10B encoding, channel bonding, 100,000 gates
and 8192 (cluster)
4096 (channel) and 8192 (cluster) 4,096 NA

Integrated OC-48/STM-16 serializer/ deserializer, clock- and data-recovery unit, clock-multiplier unit, postamplifier Built-in dual-port arbitration logic, two registers in each I/O cell, carry-chain logic Dedicated input pins with two registers

| 4096 (channel) and 8192 (cluster) | Four 0.2- to $\mathbf{1 . 5 - G b p s}$ serial links, $8 \mathrm{~B} / 10 \mathrm{~B}$ encoding, channel bonding, 100,000 gates |
| :---: | :---: |
| 4096 (channel) and 8192 (cluster) | Integrated OC-48/STM-16 serializer/ deserializer, clock- and data-recovery unit, clock-multiplier unit, postamplifier |
| 4,096 | Built-in dual-port arbitration logic, two registers in each I/O cell, carry-chain logic |
| NA | Dedicated input pins with two registers |

end of 2002, cheapest package, lowest speed, commercial temperature)
GbE, FC, ESCON, DVB, SMPTE-compliant, redundant
I/Os, self-boot $\quad \$ \mathbf{\$ 8 0}$

| NA | NA | 3.5-nsec propagation delay | 90 cents to \$3.45 |
| :---: | :---: | :---: | :---: |
| NA | NA | 3.5-nsec propagation delay | \$1.11 to \$9.03 |
| NA | NA | 4-nsec propagation delay | \$2.10 to \$13.46 |
| NA | NA | 4-nsec propagation delay, in-system programmable | \$3.68 to \$7.65 |
| NA | NA | 5-nsec propagation delay, $180-\mathrm{MHz}$ speed, IEEE 1149.1scan testable, in-system programmable | $\begin{gathered} \$ 9.25 \text { to } \\ \$ 11.75 \end{gathered}$ |
| NA | NA | 1.8, 2.5, and 3.3 V I/O support; $2.5-\mathrm{nsec}$ propagation delay; $400-\mathrm{MHz}$ speed; IEEE 1149.1-scan testable; insystem programmable via IEEE $1532 I^{12}$ C-compliant interface | $\begin{gathered} \$ 3.10 \text { to } \\ \$ 43.25 \end{gathered}$ |
| NA | NA | 5 -nsec propagation delay, $182-\mathrm{MHz}$ speed, IEEE 1149.1scan testable, in-system programmable | $\begin{aligned} & \$ 1 \text { to } \\ & \$ 78.75 \end{aligned}$ |
| NA | NA | System I/O support for standards, including HSTL, SSTL, GTL+, and LVCMOS; 3.5-nsec propagation delay; 275MHz speed; IEEE 1149.1-scan testable; in-system programmable via IEEE $1532{ }^{12} \mathrm{C}$-compliant interface | $\begin{gathered} \$ 13.85 \text { to } \\ \$ 54.50 \end{gathered}$ |
| NA | System-clock PLL | SuperBIG logic density; system-clock PLL timing control; system-I/O support for standards, including HSTL, SSTL, GTL+, and LVCMOS; as many as 160 product terms per output; 5 -nsec propagation delay; 178-MHz speed; IEEE 1149.1-scan testable; in-system programmable via IEEE $1532 \mathrm{I}^{2} \mathrm{C}$-compliant interface | $\$ 67.50$ to \$97 |
| 6,384 (use subtracts from available logic resources) | Flexible multifunction block, systemclock PLL | Each multifunction block is programmable as logic, RAM, FIFO, or content-addressable memory; systemclock PLL timing control, system-I/O support for standards, including HSTL, SSTL, GTL+, and LVCMOS; low power; <br> 3.5-nsec propagation delay; 285-MHz speed; IEEE 1149.1-scan testable; ispXP in-system programmable and reconfigurable | $\begin{gathered} \$ 9.75 \text { to } \\ \$ 36.95 \end{gathered}$ |

1,048,576

524,288

131,072 to
262,144

Dual flash memories, 64-kbit SRAM, 52 I/O pins, programmable micro-processor-unit interface
Dual flash memories, 256-kbit SRAM, 52 I/O pins, programmable micro-processor-unit interface
Dual flash memories, 64-kbit SRAM, 52 I/O pins, programmable micro-processor-unit interface
Dual flash memories, as much as 256 kbits of SRAM, 27 I/O pins, programmable microcontroller-unit interface

## TABLE 3-REPRESENTATIVE EMBEDDED PROGRAMMABLE LOGIC CORES

| Product (configuration technology) <br> Actel | Core operating voltages (V) | Logic cells | Contents of each logic cell | LUTderived memorydensity range (bits) | Dedicated memorydensity range (bits) |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0.13-micron VariCore EPGA (SRAM) | 1.2 | 1024 to 8192 | Three-input look-up table, register | NA | 36,864 to 147,456 (optional) |
| 0.18-micron VariCore EPGA (SRAM) | 1.8 | 1024 to 8192 | Three-input look-up table, register | NA | 36,864 to 73,728 (optional) |
| Atmel |  |  |  |  |  |
| Embedded FPGA (SRAM) | 1.8 to 3.3 | 256 to 6400 | Two three-input look-up tables or a four-input LUT with optional D-type register plus multiplier AND gate, internal feedback, three-state driver | NA | 2048 to 51,200 |
| Leopard Logic |  |  |  |  |  |
| Hyperlink CCL (SRAM) | Process-dependent, supports TSMC 0.18and 0.13 -micron, others on request | 256 to 4096 | Four-input LUT; support for five- and six-input LUTs; two registers; carry logic; support for eightinput AND, OR, and XOR gates | NA | NA |

Price (10,000 units, end of 2002,
Size of each
dedicated
memory
block
(bits)

Scalable, reconfigurable, pin-fixing capability,
Nonrecurring-engineering and RTL input, VariCore compiler tool, ASIC-design licensing fees, plus perflow, JTAG- and built-in-self-test-interface support unit cost based on silicon area Scalable, reconfigurable, pin-fixing capability, Nonrecurring engineering and RTL input, VariCore compiler tool, ASIC-design flow, licensing fees, plus per-unit JTAG- and built-in-self-test-interface support cost based on silicon area

128
NA
Dynamically reconfigurable at the core cell Nonrecurring engineering and level, low power licensing fees, plus per-unit cost based on silicon area

NA BIST, configuration loader, Fast process porting, support for standard configuration monitor, JTAG ASIC tools

Nonrecurring engineering and licensing fees, plus per-unit cost based on silicon area

