Uses of
Generate Statement
Some structures in digital hardware are repetitive in nature (RAM, ROM, registers)
VHDL provides the
GENERATE
statement to automatically create regular hardware
Any VHDL concurrent statement may be included in a GENERATE statement, including another GENERATE statement
