Sample VHDL Design Process
Problem: Design a single bit half adder with carry and enable
Specifications
Passes results only on enable high
Passes zero on enable low
Result gets x plus y
Carry gets any carry of x plus y
