Sample VHDL
Design Process:

After the behavioral model is confirmed, a more specific model is formed. This model uses logic equations to describe the flow of data inside the model. Notice that the higher level construct of the IF-THEN-ELSE statement is gone.