Entity/Module Name
Architecture Name
Vendor Name
Independent
Language Name
VHDL
Verilog
Data Width
Type
universal
SISO
SIPO
PISO
PIPO
Direction
right
left
right/left
'SET' type
synchronous
asynchronous
'CLR' type
synchronous
asynchronous
Split Buses