Entity/Module Name
Architecture Name
Vendor Name
Independent
Language Name
VHDL
Verilog
Word Size
Depth
Almost Empty
Almost Full
Type
FIFO
LIFO
'CLR' Type
synchronous
asynchronous
'CLR ptr' Type
synchronous
asynchronous
Split Buses