Entity/Module Name
Architecture Name
Vendor Name
Independent
Language Name
VHDL
Verilog
Data Width
Inputs negation count
Type
and
nand
or
nor
xor
xnor
not
