Entity/Module Name
Architecture Name
Vendor Name
Independent
Language Name
VHDL
Verilog
Data Width
Direction
right
left
right/left
Split Buses
