Entity/Module Name
Architecture Name
Vendor Name
Independent
Language Name
VHDL
Verilog
Data Width
Mode
arith
logic
arith/logic
'CLK' type
edge sensitive
level sensitive
'CLR' type
synchronous
asynchronous
Split Buses
Registered
