Entity/Module Name
Architecture Name
Vendor Name
Independent
Language Name
VHDL
Verilog
Data Width
Mode
adder
subtracter
add/sub
'SET' type
synchronous
asynchronous
'CLR' type
synchronous
asynchronous
Split Buses