Togggle Flip-Flop (rising edge triggered)

T

Q

C

Q’

C is the clock input. T input only sampled at a clock edge.

Retain State

Synchronous Toggle

C T Ps Ns0 X Q Q1 X Q Q0?1 0 Q Q0?1 1 Q Q’

TFF

Previous slide

Next slide

Back to first slide

View graphic version