Set/ Reset Nand Latch (SR Nand Latch)
S R Ps NsH H Q QH L X LL H X HL L X -
Present State
Next State
S
Q
R
Q’
R
S
Q
Q’
Implementation
Symbolinputs low true,outputs high true
S R Ps Ns0 0 Q Q0 1 X 01 0 X 11 1 X -
Previous slide
Next slide
Back to first slide
View graphic version