Adder/Subtractor

A[3:0]

B[3:0]

+

Cin

Sub

0

1

Y[3:0]

VHDL representation:

Y <= (A-B) when (Sub = ‘1’) else A+B;

2/1 Mux

Previous slide

Next slide

Back to first slide

View graphic version