Path Delay Optimization
Problem: Given a standard cell library that has gates with multiple drive strengths, how do we pick gate sizes to optimize delay along a particular path?
Loading at each internal different due to fanout of each output
what sizes optimizes A to B delay? (size highlighted gates)