Delay Optimization
Transistor Sizing
- Individual transistor sizing usually done within a complex module
- Concentrate on critical path through module
Gate Sizing
- Done on arbitrary logic represented by a standard cell netlist
- Standard cell library provides multiple strengths for each cell
- Can concentrate on critical path or all paths