Ideal Inverter



Actual Inverter Characteristics, some definitions



- V_{IL} represents the maximum logic 0 (LOW) input voltage that will guarantee a logic 1 (HIGH) at the output
- V_{IH} represents the minimum logic 1 (HIGH) input voltage that will guarantee a logic 0 (LOW) at the output

Noise Margin

Illustration of Noise Margin:



Calculate noise margin using

$$NM_L = V_{IL} - V_{OL}$$
 $NM_H = V_{OH} - V_{IH}$

How do we determine VIL, VOL, VOH, and VIH?

We must exam the inverter's transfer characteristic.





Region A:

 $0 \le V_{in} < V_{Tn} \implies pMOS \text{ nonsaturated (cutoff); } nMOS \text{ cutoff}$

• *n*MOS is cutoff because $V_{in} < V_{Tn}$

Why is the pMOS device in the linear region?

Linear region = $V_{SDp} < V_{SGp} - |V_{Tp}|$

$$(5-5)V < (5-0)V - |-0.7|V$$

[for V_{DD} = 5V and V_{Tp} = -0.7V]
 $0V < 4.3V$

Note that the *p*MOS device can be in linear region even if $I_{Dp} \approx 0A!$

Region B:

$$\begin{split} V_{Tn} &\leq V_{in} < V_{th} \implies p \text{MOS nonsaturated, } n \text{MOS saturated} \\ \text{Why is } n \text{MOS saturated}? \qquad \text{Is } V_{\text{DS}n} > V_{\text{GS}n} - V_{\text{T}n}? \\ \text{Because } (V_{\text{DS}n} = V_{\text{out}}) > V_{th} \text{ and } (V_{\text{GS}n} = V_{\text{in}}) < V_{th} , \\ \text{then} \qquad V_{\text{DS}n} > V_{\text{GS}n} - V_{\text{T}n} \\ V_{\text{out}} > V_{\text{in}} - V_{\text{T}n} \end{split}$$
[B-1]

Why is *p*MOS in linear region?

It started out in linear and will remain in linear as long as

$$\begin{split} &V_{SDp} < V_{SGp} - |V_{Tp}| \\ &(V_{DD} - V_{out}) < (V_{DD} - V_{in}) - |V_{Tp}| \\ &V_{in} < V_{out} - |V_{Tp}| \end{split} \tag{B-2}$$

 V_{out} in the above expression (Eqn. [B-2]) is decreasing towards V_{th} and V_{in} is increasing towards V_{th} . When Eqn. [B-2] no longer holds, then the *p*MOS device will become saturated.

For the pMOS device, then

regions $A \Rightarrow B \Rightarrow C$ correspond to linear \Rightarrow linear \Rightarrow saturated, respectively. How can you predict the output voltage for region B?

The *n*MOS is saturated, so
$$I_{Dn} = \frac{\beta_n}{2} (V_{in} - V_{Tn})^2 = \frac{\beta_n}{2} (V_{GSn} - V_{Tn})^2$$

The *p*MOS is linear, so

$$I_{Dp} = \frac{\beta_p}{2} \left(2(V_{SGp} - |V_{Tp}|) V_{SDp} - (V_{SDp})^2 \right)$$

$$I_{Dp} = \frac{\beta_p}{2} \left(2(V_{DD} - V_{in} - |V_{Tp}|) (V_{DD} - V_{out}) - (V_{DD} - V_{out})^2 \right)$$

Can solve for V_{out} since

$$I_{Dn} = I_{Dp}$$



Equivalent circuit for region $B \Rightarrow$

Region C:

$$V_{in} = V_{th} \implies pMOS \text{ saturated}, nMOS \text{ saturated}$$

In order for nMOS to be saturated, need

$$V_{DSn} > V_{GSn} - V_{Tn}$$

 $V_{out} > V_{in} - V_{Tn}$

In order for pMOS to be saturated, need

$$V_{SDp} > V_{SGp} - |V_{Tp}|$$
$$V_{DD} - V_{out} > V_{DD} - V_{in} - |V_{Tp}|$$
$$V_{out} < V_{in} + |V_{Tp}|$$

So V_{out} in region C,

$$V_{in}$$
 - $V_{Tn} < V_{out} < V_{in} + |V_{Tp}|$

The CMOS inverter has very high gain in region C so small changes in V_{in} produce large changes in V_{out} . No closed form equation for V_{out} . Somewhere in this region, $V_{out} = V_{in}$, which is the switching point for this gate.

Equivalent circuit for region C:



What is V_{in} in region C?

In region C, both devices in saturation so

$$I_{Dp} = \frac{\beta_p}{2} (V_{DD} - V_{in} - |V_{Tp}|)^2$$
$$I_{Dn} = \frac{\beta_n}{2} (V_{in} - V_{Tn})^2$$

So, using $I_{Dn} = I_{Dp}$, V_{in} can be solved for (more on this later....)

Region D:

 $V_{th} < V_{in} \le V_{DD} - |V_{Tp}| \Rightarrow pMOS$ saturated, *n*MOS linear

Hence,

$$I_{Dp} = \frac{\beta_p}{2} (V_{DD} - V_{in} - |V_{Tp}|)^2$$

$$I_{Dn} = \frac{\beta_n}{2} \left(2(V_{in} - V_{Tn})V_{out} - V_{out}^2 \right)$$

Again, since $I_{Dp} = I_{Dn}$, we can solve for V_{out} :

$$\mathbf{V}_{\text{out}}^2 - 2(\mathbf{V}_{\text{in}} - \mathbf{V}_{\text{T}n})\mathbf{V}_{\text{out}} + \frac{\beta_p}{\beta_n}(\mathbf{V}_{\text{DD}} - \mathbf{V}_{\text{in}} - |\mathbf{V}_{\text{T}p}|)^2 = 0$$

ing
$$x = \frac{-b \pm \sqrt{b^2 - 4ac}}{2a}$$

usi

and, recognizing from above,

a = 1, b = -2(V_{in} - V_{Tn}), c =
$$\frac{\beta_p}{\beta_n}$$
 (V_{DD} - V_{in} - |V_{Tp}|)²

we get

$$V_{out} = (V_{in} - V_{Tn}) - \sqrt{(V_{in} - V_{Tn})^2 - \frac{\beta_p}{\beta_n} (V_{in} - V_{DD} - |V_{Tp}|)^2}.$$

Equivalent circuit for region $D \Rightarrow$

Region E:

 $V_{in} > V_{DD} - |V_{Tp}| \implies pMOS \text{ is cutoff, } nMOS \text{ is linear mode}$ Since $V_{SGp} = V_{DD} - V_{in} (< |V_{Tp}|),$

 \therefore V_{out} \approx 0V

due to nMOS acting as pull-down while pMOS in cutoff.





Analysis:

V_{OH}: $V_{in} < V_{Tn}$, the *n*MOS transistor is in cutoff while the *p*MOS transistor is turned-on (inversion layer established). The result is

 $V_{OH} \approx V_{DD}$.

VOL: $(V_{DD} - V_{in}) < |V_{Tp}|$, the *p*MOS is in cutoff while the *n*MOS is on and providing a conduction channel to ground. Hence,

 $V_{OL} \approx 0V.$

VIL: Input low voltage, here the nMOS transistor is saturated and the pMOS is nonsaturated. Equating the currents provides

$$\frac{\beta_n}{2} (V_{\text{IL}} - V_{\text{T}n})^2 = \frac{\beta_p}{2} \Big(2(V_{\text{DD}} - V_{\text{IL}} - |V_{\text{T}p}|)(V_{\text{DD}} - V_{\text{out}}) - (V_{\text{DD}} - V_{\text{out}})^2 \Big).$$

 V_{IL} : (continued) Since two unknowns exist, $V_{in} = V_{IL}$ and V_{out} , a second equation is needed. Use the unity-gain condition to obtain this second equation,

$$\frac{\mathrm{dV}_{\mathrm{out}}}{\mathrm{dV}_{\mathrm{in}}} = \frac{(\partial \mathrm{I}_{\mathrm{D}n}/\partial \mathrm{V}_{\mathrm{in}}) - (\partial \mathrm{I}_{\mathrm{D}p}/\partial \mathrm{V}_{\mathrm{in}})}{(\partial \mathrm{I}_{\mathrm{D}p}/\partial \mathrm{V}_{\mathrm{out}})} = -1,$$

provides

$$V_{\text{IL}}\left(1 + \frac{\beta_n}{\beta_p}\right) = 2V_{\text{out}} + \frac{\beta_n}{\beta_p}V_{\text{T}n} - V_{\text{DD}} - |V_{\text{T}p}|.$$

Now the two equations needed to solve for V_{IL} and V_{out} exist.

 V_{IH} : Input high voltage, here the *n*MOS is nonsaturated and the *p*MOS is saturated. Equating the drain currents yields

$$\frac{\beta_n}{2} \left(2(V_{\text{IH}} - V_{\text{T}n}) V_{\text{out}} - V_{\text{out}}^2 \right) = \frac{\beta_p}{2} (V_{\text{DD}} - V_{\text{IH}} - |V_{\text{T}p}|^2),$$

the first of two equations needed to solve two unknowns, $V_{in} = V_{IH}$ and V_{out} . Use the unity-gain condition to get the second,

$$\frac{\mathrm{dV}_{\mathrm{out}}}{\mathrm{dV}_{\mathrm{in}}} = \frac{(\partial \mathrm{I}_{\mathrm{D}p}/\partial \mathrm{V}_{\mathrm{in}}) - (\partial \mathrm{I}_{\mathrm{D}n}/\partial \mathrm{V}_{\mathrm{in}})}{(\partial \mathrm{I}_{\mathrm{D}n}/\partial \mathrm{V}_{\mathrm{out}})} = -1.$$

This provides

$$\mathbf{V}_{\mathrm{IH}}\left(1 + \frac{\beta_p}{\beta_n}\right) = 2\mathbf{V}_{\mathrm{out}} + \mathbf{V}_{\mathrm{T}n} + \frac{\beta_p}{\beta_n} \left(\mathbf{V}_{\mathrm{DD}} - |\mathbf{V}_{\mathrm{T}p}|\right),$$

the second equation needed to solve for the two unknowns.

 V_{th} : At the CMOS inverter's switching point, or *inverter threshold*, $V_{th} = V_{in} = V_{out}$ and both the *p*MOS and *n*MOS transistors are saturated. Again, equating the drain currents,

$$\frac{\beta_n}{2} (\mathbf{V}_{th} - \mathbf{V}_{\mathrm{T}n})^2 = \frac{\beta_p}{2} (\mathbf{V}_{\mathrm{DD}} - \mathbf{V}_{th} - |\mathbf{V}_{\mathrm{T}p}|)^2$$

is obtained which can be easily solved to provide V_{th} ,

$$\mathbf{V}_{th} = \frac{\mathbf{V}_{\mathrm{T}n} + \sqrt{\frac{\underline{\beta}_{p}}{\underline{\beta}_{n}}} (\mathbf{V}_{\mathrm{DD}} - |\mathbf{V}_{\mathrm{T}p}|)}{\left(1 + \sqrt{\frac{\underline{\beta}_{p}}{\underline{\beta}_{n}}}\right)}$$

Note: switching point of gate (V_{th}) is $\frac{V_{DD}}{2}$ -*if*- $\frac{\beta_n}{\beta_p} = 1$ and $V_{Tn} = -V_{Tp}$.

So, switching point of inverter is function of the ratio of the nMOS/pMOS gains and the threshold voltages of the nMOS, pMOS transistors.

β_n / β_p Ratio

The β_n (gain of *n*MOS) / β_p (gain of *p*MOS) ratio determines the switching point of the CMOS inverter.



Recall that

$$\beta = \frac{\mu \epsilon}{t_{\rm ox}} \frac{W}{L}$$

If we assume that the *n*MOS and *p*MOS transistors have equal W/L ratios, then

$$\frac{\beta_n}{\beta_p} = \frac{\frac{\mu_n \varepsilon}{t_{ox}} \frac{W_n}{L_n}}{\frac{\mu_p \varepsilon}{t_{ox}} \frac{W_p}{L_p}} = \frac{\mu_n}{\mu_p} = \frac{\text{electron mobility}}{\text{hole mobility}}$$

In <u>silicon</u>, the ratio μ_n/μ_p is usually between 2 to 3.

This means, that if $L_n = L_p$,

then

 W_p must be 2 to 3 times W_n

in order for

 $\beta_n = \beta_p$.



Calculate the switching point of a static load inverter as function of β_n/β_p :

In region C, already know nMOS device is saturated from previous analysis.



 \therefore *p*MOS must be in linear region

Then
$$I_{Dn} = \frac{\beta_n}{2} (V_{GSn} - V_{Tn})^2 = \frac{\beta_n}{2} (V_{in} - V_{Tn})^2$$

and

$$I_{Dp} = \frac{\beta_p}{2} \left(2(V_{SGp} - |V_{Tp}|) V_{SDp} - V_{SDp}^2 \right)$$
$$I_{Dp} = \frac{\beta_p}{2} \left(2(V_{DD} - |V_{Tp}|) (V_{DD} - V_{out}) - (V_{DD} - V_{out})^2 \right)$$

Equate $I_{Dn} = I_{Dp}$ and solve for V_{out} .

$$V_{out} = |V_{Tp}| + \sqrt{(V_{DD} - |V_{Tp}|)^2 - \frac{\beta_n}{\beta_p}(V_{in} - V_{Tn})^2}$$

Can also solve for β_n/β_p ,

$$\frac{\beta_n}{\beta_p} = \frac{(V_{DD} - |V_{Tp}|)^2 - (V_{out} - |V_{Tp}|)^2}{(V_{in} - V_{Tn})^2}$$

Consider again

$$\frac{\beta_n}{\beta_p} = \frac{(V_{DD} - |V_{Tp}|)^2 - (V_{out} - |V_{Tp}|)^2}{(V_{in} - V_{Tn})^2}$$

for the pseudo-*n*MOS inverter.

Let
$$|V_{Tp}| = V_{Tn} = 0.2V_{DD}$$
 and $V_{in} = V_{out} = \frac{V_{DD}}{2}$. Then, for $V_{DD} = 5V$,

$$\frac{\beta_n}{\beta_p} \approx 6.1 \, !!!$$

Note that this is very different result from the CMOS inverter case!

If $V_{DD} = 3.3V$, but the value of $V_{Tn} = |V_{Tp}|$ is unchanged (i.e., 1V in the above example), then

$$\frac{\beta_n}{\beta_p} \approx 11.5$$

for a switching point equal to $\frac{V_{DD}}{2}$.

The β_n/β_p ratio depends on the absolute value of V_{DD}! This means that the operation of the pseudo-*n*MOS inverter will NOT scale with V_{DD} (for a given CMOS technology).

For the CMOS inverter, the β_n/β_p ratio for a switching point of $V_{DD}/2$ is *independent* of V_{DD} so its operation <u>will scale</u> with supply voltage. This is a another big advantage of CMOS technology.

Not unusual for static CMOS circuits to operate over a <u>very large</u> range of power supply voltages, i.e., 2.0V to 6.0V is common.