During compilation, the Compiler settings control design processing. The Compiler locates and processes all timing requirements and LogicLock region assignments and generates the VQM File that is necessary to preserve the design entity's performance when integrated into a larger design. When the compilation is complete, you can view the results of timing analysis in the Compilation Report.
|