# MJL Korea, Ltd. / Logic Design

# (Technical)

Document No.:MJL-LD-AN-7Author:[twha@mjl.com]Version:1.0Date:20008

Subject: LPM\_FUNCTION

ModelSim

Simulation

# 1. Ipm\_function 256x8 DPRAM

MAX+plus II	Quartus	Component	MegaWizard Plug-in
Manager		Dual-Port RAM	
ModelSim	Functional Simulation	Timing Simulation	

MAX+plus II File  $\rightarrow$  Megawizard Plug-in Manger

*	The MegaWizard Plug-In Manager helps you create or modify design files that contain custom variations of megafunctions.
$\lambda$	Which action do you want to perform?
	<ul> <li><u>L</u>reate a new custom megarunction variation</li> <li><u>E</u>dit an existing custom megafunction variation</li> </ul>
	Copyright ?1988-2000 Altera Corporation
<u> </u>	

#### Figure 1 MegaWizard Plug-In Manager Window

Component	Nout Dutton	1	"Create a	new	custom	megafunction
variation	Next Bullon	•				
2	lpm_ram_dp		C: \ mywork \	V mode	HDL lsim \ dp_	ram
test			가			
Next Button			On		•	



Figure 2 Select Megafunction Window

MegaWizard Plug-In Manager - Du	al-port RAM [page 6 of 6] Summary	×
ES I	Click Finish to create the custom megafunction variation, an AHDL Function prototype in an Include File (.inc), and a VHI Component Declaration file (.cmp),	b∟
	When you run this wizard from within the MAX+PLUS II software, it also creates a Symbol File (.sym),	
<u> </u>	The MegaWizard Plug-In Manager will create the following files:	
	c:wmyworkwmodelsimwdp_ramWtest.vhd	
Emd 🔨	c:\mwwork\modelsim\dp_ram\test,ic c:\mwywork\modelsim\dp_ram\test,cmp c:\mwywork\modelsim\dp_ram\test,sym	
<b></b>		-
	Cancel < Back Mext> Einist	h

3

#### Figure 3 MegaWizard Summary Window

Default Option

Finish Button

C: \ MYWORK \ MODELSIM \ DP\_RAM

# 2. ModelSim 256x8 DPRAM Function Simulation

 ModelSim
 .
 Top Menu
 File → Change Directory..
 test.vhd

 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .

Top Menu Design  $\rightarrow$  Create a New Library... 4 . . work

Create  Create  a new library and a logical mapping to it  a new library only (no mapping)  a map to an existing library  rary: work  Bro	Create  Create  a new library and a logical mapping to it  a new library only (no mapping)  a map to an existing library  ary: work  Bro	Create a	New Library		
a new library and a logical mapping to it     a new library only (no mapping)     a map to an existing library  ary: work	a new library and a logical mapping to it     a new library only (no mapping)     a map to an existing library  ary: work  Bro	Creat	e		_
C a new library only (no mapping) C a map to an existing library ary: work Work Bro	C a new library only (no mapping) C a map to an existing library ary: work Work Bro	6	a new library and a log	jical mapping to it	
C a map to an existing library ary: work	C a map to an existing library ary: work Bro	c	a new library only (no r	mapping)	
ary: work	ary: work	-	(		
		wo	k		Bro
			OK	Cancel	
OK Cancel	OK Cancel				

Figure 4 Create a New Library Window



.

. Compile Window c: \ mywork \ modelsim \ dp\_ram \ test.vhd test.vhd File

Compile HDL Sou	rce Files		? ×
찾는 위지():	_ dp_ram		
lest vhd			
a test.vho			
📄 test_dpram_f	unc.vhd		
test_dpram_t	iming.vhd		
Work			
고 파일 이름(N):	Itest vhd		Compile
파잌 혀신(T):	HDI_Files (+ v'+ vl'+ vhd'+ vho'+ hdl)	-	Dopo
	TIDE FREE (*, v)-, v)-, vildy-, vildy-, ridy-		Done
	Default Options Edit Source		

#### Figure 5 Compile HDL Source Files Window

Compile Button test.vhd File Compile .

가 6 Error 가 LPM LIBRARY



#### Figure 6 LPM Library 가

**Error Message** 

ModelSim	LPM Library	LPM Library	test.vhd	Compile	
ERROR	Compile	가		가	

<mark>∭</mark> 'Cr	eate a New Library 📃 🗖 🗙
ī	Create
	<ul> <li>a new library and a logical mapping to it</li> </ul>
	a new library only (no mapping)
	C a map to an existing library
Libra	ry: work
	la work Browse.
	OK Cancel

#### - a new library and a logical mapping to it

ModelSim	work		modelsim.ini
work library가	work d	irectory	
c: \ mywork \ modelsim \ dp_ram directory	work	Sub-directory	

#### - a new library only [no mapping]

ModelSim work

#### - a map to an existing library

Library .

 LPM Library
 ModelSim

 Directory
 "a map to an existing library"

 . ModelSim Top Menu
 File → Change Directory...
 ModelSim

 . ModelSim 5.3d Altera Edition Version
 Altera

 Library
 Compile
 Altera Directory
 VHDL
 Verilog Sub-directory

.

Top MenuDesign  $\rightarrow$  Create a New Library...7

👿 Create a New Library
Create
<ul> <li>a new library only (no mapping)</li> </ul>
C a map to an existing library
Library: Ipm
Mapri to Browse
OK Cancel

#### Figure 7 a new linrary only (no mapping) Window

 LPM Directory
 Ipm\_component
 Source VHDL File
 Ipm\_component

 Modeling
 Source VHDL File
 ModelSim
 Compile
 .

MAX+plus II<MAX+plus II</th>?> \ lpmsim Directory220pack.vhd,220model.vhdlpm\_componentSource Code.

Quartus <Quartus 가 >\eda\sim\_lib Directory Source Code 가 .

ModelSim Top MenuDesign → Compile...220pack.vhd, 220model.vhdCompile..............

8.8Compile ButtonSource Code 7 | 1987VHDL VersionCodingDefault Option... Button9

.

Compile HDL Sourc	e Files		? ×
Library: Ipm			
찾는 위치(!):	😋 lpmsim 📃	£	📸 📰
22Omodely			
22Opack.vhd			
<ol> <li>The L<sup>*</sup> Constraint Provident Action of the International Constraints (International Constraints)</li> </ol>			
파일 미름( <u>N</u> );	]"220pack, vhd" "220model, vhd"		Compile
파일 형식( <u>T</u> ):	HDL Files (*,v;*,vl;*,vhd;*,vho;*,hdl)	-	Done
	Default Options Edit Source		

Figure 8 Compile HDL Source Files Window

VHDL Verilog	
<ul> <li>Use 1993 Language Syntax</li> <li>Don't put debugging info in library</li> <li>Use explicit declarations only</li> </ul>	<ul> <li>Disable loading messages</li> <li>Show source lines with errors</li> </ul>
Check for: Synthesis Vital Compliance Optimize for: Dytimize for:	Flag Warnings On: ✓ Unbound component ✓ Process without a WAIT statement ✓ Null Range ✓ Null Range
IM StdLogic1164 IM Vital	Multiple drivers on unresolved signals

Figure 9 Compiler Options Window

8 Con	pile Button	Source File	Compi	le
-------	-------------	-------------	-------	----

.

ModelSim ALTERA 5,3d Altera	
<u>File Edit D</u> esign <u>V</u> iew <u>R</u> un <u>M</u>	cro <u>O</u> ptions <u>W</u> indow <u>H</u> elp
🕹 🚘   🖻 🛍   🕅 🗾 🕛	1 1 1 🕱   19 0.
vcom -reportprogress 300 -work lpm {D:/cad/ # Model Technology ModelSim ALTERA vco # Loading package standard # Loading package std_logic_1164 # Compiling package lpm_components # Compiling package body lpm_component # Loading package lpm_components	axplus2/Ipmsim/220pack.vhd}  5.3d Altera Compiler 2000.04 May 17 2000
KNo Design Loaded>	

Figure 10 220PACK.VHD File Compile Result Window

ModelSim ALTERA 5,3d Altera	×
<u>File Edit D</u> esign <u>V</u> iew <u>R</u> un <u>M</u> acro <u>O</u> ptions <u>W</u> indow <u>H</u> elp	- 72
🕸 🚘   🖻 💼   1.1 🔽 0 🗄 1.1 1.1 1.1 🕅   11 1.0 1.	ij
<pre>vcom -reportprogress 30 -work lpm {D:/cad/maxplus2/lpmsim/220model.vhd} # Model Technology ModelSim ALTERA vcom 5.3d Altera Compiler 2000.04 May 17 2000 # - Loading package standard # - Loading package std_logic_1164 # - Loading package std_logic_arith # - Loading package std_logic_unsigned # - Loading package std_logic_unsigned # - Loading package std_logic_unsigned # - Compiling entity lpm_constant # - Compiling entity lpm_inv # - Compiling entity lpm_syn of lpm_inv # - Compiling entity lpm_and # - Compiling entity lpm_syn of lpm_and # - Compiling entity lpm_syn of lpm_or # - Compiling entity lpm_syn of lpm_and # - Compiling entity lpm_or # - Compiling entity lpm_syn of lpm_and # - Compiling entity lpm_or # - Compiling entity lpm_or # - Compiling entity lpm_syn of lpm_and # - Compiling entity lpm_or # - Compiling entity lpm_or # - Compiling entity lpm_or</pre>	
<no design="" loaded=""></no>	11.

Figure 11 220MODEL.VHD File Compile Result Window

LPM LIBRARY7. ModelSim Top Menu12.File → Change Directory....



Figure 12 Change Directory... Window

 ModelSim
 Top
 Down
 Menu
 Design
 →
 Browse Libraries...
 13
 LPM

 Library 7
 .
 LPM
 Library 7
 7
 Add Button

 14
 LPM
 Library
 .
 .
 .

ibrary	Туре				
apex20k_ver	maps to \$MODEL_TECH//altera/verilog/apex20k				
apex20ke	maps to \$MODEL_TECH//altera/vhdl/apex20ke				
apex20ke_ver	maps to \$MODEL_TECH//altera/verilog/apex20ke				
ieee	maps to \$MODEL_TECH//ieee				
lpm	maps to \$MODEL_TECH//altera/vhdl/lpm				
std	maps to \$MODEL_TECH//std				
std_developerskit	maps to \$MODEL_TECH//std_developerskit				
synopsys	maps to \$MODEL_TECH//synopsys				
ustilaa	mana to #MODEL TECH / Availag				

Figure 13 Library Browser Window

🙀 Create a New Library	_ 🗆 🗵
Create	
C a new library and a logical mapping to	oit
C a new library only (no mapping)	
<ul> <li>a map to an existing library</li> </ul>	
Library: Int Maps to: D:/cad/Modeltech_ae/altera/vhdl/lpn v	Browse

Figure 14 Create a New Library Window

a map to an existing libraryBrowse ButtonLPM LibraryDirectory Path13.

Design  $\rightarrow$  Compile... Menu test.vhd Compile



Figure 15 test.vhd Compile

15.test.vhdFunctional SimulationTestbenchVHDL Code.Testbench File

#### test\_dpram\_func.vhd .

ModelSim Top Down MenuDesign → Compile...test\_dpram\_func.vhdFileCompile.Compile HDL Source Files WindowDone ButtonCompile Menu.

\* Test\_dpram\_func.vhd

#### Source Code

library ieee; use ieee.std\_logic\_1164.all; use ieee.std\_logic\_unsigned.all; --use std.TEXTIO.all; use ieee.std\_logic\_TEXTIO.all; entity test\_dpram is -- port ( --); end test\_dpram; architecture arch of test\_dpram is constant CYC\_TIME : TIME := 50 ns; component test port (data : IN STD\_LOGIC\_VECTOR (7 DOWN 0); wraddress : IN STD\_LOGIC\_VECTOR (7 DOWN 0); rdaddress : IN STD\_LOGIC\_VECTOR (7 DOWN 0); wren : IN STD\_LOGIC := '1'; clock : IN STD\_LOGIC q: OUT STD\_LOGIC\_VECTOR (7 DOWN 0)); end component; signal clock, wren : std\_logic; signal datain : std\_logic\_vector(7 downto 0); signal waddr, raddr, q : std\_logic\_vector(7 downto 0); signal main\_clk, reset : std\_logic; signal rd\_clk : std\_logic; signal wr\_clk : std\_logic; signal cnt\_data : std\_logic\_vector(7 downto 0); beain U1: test port map ( data => datain, wraddress => waddr, rdaddress => raddr, wren => wren, clock => clock, q => q); wren <= '1'; clock <= main\_clk; main\_clk\_gen: process begin main\_clk  $\leq = 0';$  $wr_clk <= '0';$ wait for CYC\_TIME/2; main\_clk <= '1';</pre> wr\_clk <= '1'; wait for CYC\_TIME/2; end process; rd\_clk\_gen: process begin rd\_clk <= '0'; wait for CYC\_TIME; rd\_clk <= '1';

wait for CYC\_TIME; end process; Reset\_Gen: process beain if NOW = 0 ns then reset <= '0', '1' after 100 ns; wait for CYC\_TIME \* 2; else wait: end if; end process; CNTDATA\_GEN: process(reset, main\_clk) beain if reset = '0' then cnt\_data <= (others=>'0'); elsif main\_clk'event and main\_clk='1' then cnt\_data <= cnt\_data + '1'; end if; end process; -- Data input from the counter value Din\_Gen: process(wr\_clk,reset) begin if reset = '0' then datain  $\leq =$  (others=>'0'); elsif wr\_clk'event and wr\_clk='0' then datain <= cnt\_data; end if: end process; -- Write Address Generation WADDR\_GEN: process(reset,wr\_clk) begin if reset = '0' then waddr <= (others=>'0'); elsif wr\_clk'event and wr\_clk='0' then waddr <= waddr + '1'; end if: end process; -- Read Address Generation RADDR\_GEN: process(reset,rd\_clk) beain if reset = '0' then raddr <= (others=>'0'); elsif rd\_clk'event and rd\_clk='0' then raddr <= raddr + '1'; end if; end process; end arch: configuration CONF\_TEST\_DP\_RAM of TEST\_DPRAM is for ARCH for U1:TEST use entity work.TEST(SYN); end for: end for;

### ModelSim Simulation Design Loading

ModelSim Top Menu Design  $\rightarrow$  Load New Design...

Load Design Design VHDL Verifi Simulator Resolution: n Library: work Simulate: work.conf_te	og   SDF    .st_dp_ram	Browse
Design Unit confitest_dp_ram	Description Config Entity	
test_dpram	Entity	
Load	Exit Save Settings	Cancel

16

.

## Figure 16 Load New Design Window

Load Button	Loading	17
ModelSim ALTERA 5,3d Altera	1	_ 🗆 ×
<u>Eile E</u> dit <u>D</u> esign <u>V</u> iew <u>R</u> ur	n <u>M</u> acro <u>O</u> ptions <u>W</u> ind	iow <u>H</u> elp
۵ 🖻 🛍 🕹 🕹 🕹 🕹		0+
<ul> <li># vsim -t ns work.conf_test_dp_ram</li> <li># Loading D:/cad/Modeltech_ae/win3</li> <li># Loading work.conf_test_dp_ram</li> <li># Loading work.test_dpram(a)</li> <li># Loading D:/cad/Modeltech_ae/win3</li> <li>Wolfing Work.test(syn)</li> <li># Loading D:/cad/Modeltech_ae/win3</li> <li>VSIM 40&gt;</li> </ul>	2aloem//std.standard 2aloem//ieee.std_logic_1164( 2aloem//ieee.std_logic_arith(b 2aloem//ieee.std_logic_unsigr 2aloem//std.textio(body) 2aloem//ieee.std_logic_textio( 2aloem//altera/vhdl/lpm.lpm_r 2aloem//altera/vhdl/lpm.lpm_r	body) oody) hed(body) body) components(body) ram_dp(lpm_syn)
Now: Oins Delta: O	sim:/test_dpram	

Figure 17 Design Loading Window

 18
 Transcripts Window
 View Signals <enter>, View Wave <enter>

 Waveform Window
 Signals Window

ModelSim ALTERA 5,3d /	Altera				- 🗆 ×
<u>File Edit D</u> esign ⊻iew	<u>R</u> un <u>M</u> acro	<u>O</u> ptions	Window	<u>H</u> elp	
🕹 🧀 🛯 🛍 🖉 🔽	100 🗧 💵 🗉	1 24 🚿	(+) ()+		
VSIM 42> view wave					*
#.wave					
VSIM 43> view signals					
# .signals					
VSIM 44>					
Now: 0 ns Delta: 0	si	m:/test_d	pram		11.

Figure 18 wave signal window

Signal Window19View  $\rightarrow$  Wave  $\rightarrow$  Signals in RegionWaveform Window.

🚾 signals (sim) 📃 🗖 🗙							
<u>F</u> ile	<u>E</u> dit	⊻iew	<u>W</u> indo	W			
666	clock wren datair waddr raddr q main_	<u>Wave</u> List Log <u>F</u> ilter clk	2 <b>b</b> F F	I <u>S</u> el Sig Sig UUUU	f . I ected Si nals in E nals in <u>I</u> JUU		
	reset rd_clk wr_clk cnt_da	ata		0 0 0 0000			
sim	:/test_	.dpram	<b></b>   •	1	⊡		

#### Figure 19 Signal Window

20	Loading	1000ns	Simulation	

.

ModelSim ALTERA 5,3d Altera		- 🗆 ×
<u>F</u> ile <u>E</u> dit <u>D</u> esign <u>V</u> iew <u>R</u> un	<u>Macro Options Window H</u> elp	
🕸 🚅   🖻 🛍   📑 📔 100	0 (•) 1 = 1 = 1 = 1 = 1 = 1 = 1 = 1 = 1 = 1	
VSIM 45> run 1000		14
# ** Warning: Initialization file not found!	at decision for the second state and second states	
<ul> <li>Time, onsinteration, ormstance, rie</li> </ul>	sc_opram/or/vipin_rain_op_component	
VSIM 46>		1
Now: 1 us Delta: 3	sim:/test_dpram	

Figure 20 1000ns Simulation Window

Wave Window

가

🖷 way	/e – default											. 🗆 ×
Eile	<u>E</u> dit <u>C</u> ursor <u>Z</u> oom	n F <u>o</u> rmat <u>W</u> indo	) W C									
<b>2</b>	a   🗴 🖻 🛍	<u>}≯ 1+ +</u>	$  \odot \odot$	Q Q		I <u></u> II	X				10	
1	/test_dpram/clock	0										
	/test_dpram/wren	1										
E-	/test_dpram/datain	00000000	00000000		t i statistica de la companya de la		(00000010)				i i	
<b>H</b> -	/test_dpram/waddr	00000000	00000000		i i		000000111				i i	
E-	/test_dpram/raddr	00000000	00000000	)	100000001		00000010		00000011		100000100	
E-	/test_dpram/g	00000000	00000000	)			(0000	0001	(0000	0010	X	
	/test_dpram/main_clk	0							- <u>1997</u>		وعدر كما ا	
	/test_dpram/reset	0										
	/test_dpram/rd_clk	0										-
				huuu	100	 2	11 00	mm	11111111111 300		400	-
	: 	0 ns	0 ns									
•	•	× >	•									
Ons	to 474 ns											1.

Figure 21 Functional Simulation Result Window

## 3. Timing Simulation

# Timing Simulation Testbench File

Function Simulation Testbench File Configuration 7 U1 Instance 7 Architecture \EPF10K30ETC144-3 \ configuration CONF\_TEST\_DP\_RAM of TEST\_DPRAM is for ARCH for U1:TEST use entity work.TEST(\EPF10K30ETC144-3\); end for; end for; end for; File Name test\_dpram\_timing.vhd

•

#### MAX+plus II Gate-level VHDL Output Delay Output

MAX+plus II test.vhd Project Assign → Device... EPF10K30ETC144-3 .

Compile ProcessInterfaces → VHDL Netlist WriterOnInterfaces →VHDL Netlist Writer Settings...22.



#### Figure 22 VHDL Netlist Writer Setting Window

Compile test.vho test.sdo test.vho 가 EPF10K30E Device test.vhd Synthesis ( ) Place & Route Gate-level VHDL File Standard Delay Format test.sdo Net Logic Delay File Timing Simulation 가

ModelSimDesign → Compile ...test.vhoCompile ...work librarytest.vho???.???test\_dpram\_timing.vhdCompile

Design  $\rightarrow$  Load New Design... 23, 24 .

Simulator Resolution:			
Library: work	±	Browse	
Simulate: work.conf_test_d	o_ram		Add
Design Unit	Description		
conf_test_dp_ram	Config		
dpram_segment_test	Entity		
dpram_test_1139	Entity		
Image: dpram_test_185	Entity		
dpram_test_26	Entity		
dpram_test_344	Entity		
dpram_test_503	Entity		
dpram_test_662	Entity		-
dpram_test_821	Entity		
dpram_test_980	Entity		
🗷 ram segment test	Entity		1

Figure 23 Load Design Window

Load Design		
Design VHDL Verilo	g SDF	
SDF FileC:/mywork/mg	e odelsim/dp_ram/test.sdo	Browse
Apply to region		Delay Selection typ
	0K Cancel	1
1	Add. Delete Edit	
Disable SDF warnings		<u> </u>
Reduce SDF errors to wa	arnings	
	Evit Sava Sattings	
LUau	Exit Save Settings:	

Figure 24 SDF Definition Window

Add...ButtonSDF FileTestbench FileInstance NameApply to Region Field. OK buttonLoadButtonLoading..

.

**Functional Simulation** 

25 Timing Simulation 가 Waveform .

Asst_dominivolitisk 0. Dest_dorenvisien 1	0	و کری تا ا				کر کا	ي ال				
Abst_dprenvidsten Test_dprenvidsten Vitet_tbranvieth Abst_dprenvid Vitet_dprenvid Vitet_dprenvideth	0000000 0000000 0000000 00000000 0		200.0829	)@	001000110 001001)0	000010	0.000011 D	0000011	00000100 Q1	000100	0000101
Aledi, datamintene 0 Aledi, dataminti, de 0 Aledi, dataminte, de 0 Aledi, dataminte, data 00000000	0 00000		-								

Figure 25 Result Waveform Window

# **Revision History**

- 2000-7-13 Ver 1.0: Initialize Release...
- 2000-8-8 Ver 1.1: Text Modified by C.W.Yang...