See Also

Directs the Compiler to add the devpor, devclrn, and devoe signals in the design as input ports in the top-level design hierarchy in the VHDL Output File (.vho) or Verilog Output File (.vo) output netlist for the project.