Memory Models

Some of the documents in this section contain live references, or pointers, to information created and maintained by other institutions. Please note that SCRA & DARPA do not control and cannot guarantee the relevance, timeliness, accuracy, or even the continued existence of these outside materials. Errors may be brought to our attention via Webmaster and will be corrected as soon as possible.
View an Abstract Description for a RASSP Developed Module:

SCRA & DARPA do not guarantee, warrant, vouch for or endorse any of the material (Software, VHDL Models or Course Modules, etc) that may be found on this server or on any server pointed to by this server. The material may not have been tested or may not have been tested completely and if used it is at the users own risk.

This code is provided as-is with no warranty of any kind with regard to this material, either expressed or implied, including, but not limited to, the implied warranties of merchantability and fitness for a particular purpose. For limitations and restrictions on using this materialsee the DISCLAIMER page.
|| Cypress Memory Models || Cypress FIFO Models ||
|| Intel Flash Memory Models || AMD Flash Memory Models
|| Miscellaneous Memory Models ||
|| Miscellaneous FIFO Models ||

Cypress Memory Models
  • Cypress Packages for all models
    Description : Utility packages for all Cypress models
    General Taxonomy Level : Behavioral
    Created by : Mississippi State University

  • Cypress CY7B134
    Description : 4K x 8 Dual-Port Static RAM w/ Semaphores,
    INT, and BUSY
    General Taxonomy Level : Full Functional
    Created by : Mississippi State University

  • Cypress CY7B138
    Description : 4K x 8 Dual-Port Static RAM w/ Semaphores,
    INT, and BUSY
    General Taxonomy Level : Full Functional
    Created by : Mississippi State University

  • Cypress CY7B195
    Description : 64K x 8 Bit Static R/W RAM w/ Output Enable
    General Taxonomy Level : Full Functional
    Created by : Mississippi State University

  • Cypress CY7C195
    Description : 64K x 8 Bit Static R/W RAM w/ Output Enable
    General Taxonomy Level : Full Functional
    Created by : Mississippi State University

  • Cypress CY7B199
    Description : 32K x 8 Bit Static R/W RAM
    General Taxonomy Level : Full Functional
    Created by : Mississippi State University

  • Cypress CY7C199
    Description : 32K x 8 Bit Static R/W RAM
    General Taxonomy Level : Full Functional
    Created by : Mississippi State University

  • Cypress CY7C1006
    Description : 256K x 4 Bit Static RAM
    General Taxonomy Level : Full Functional
    Created by : Mississippi State University

  • Cypress CY7C1007
    Description : 1M x 1 Bit Static RAM
    General Taxonomy Level : Full Functional
    Created by : Mississippi State University

  • Cypress CY7C256
    Description : 32K x 8 Bit CMOS EPROM
    General Taxonomy Level : Full Functional
    Created by : Mississippi State University

  • Cypress CY7C266
    Description : 8K x 8 Bit CMOS PROM Power Switched and Reprogrammable
    General Taxonomy Level : Full Functional
    Created by : Mississippi State University

  • Cypress CY7C276
    Description : 16K x 16 Bit Reprogrammable PROM
    General Taxonomy Level : Full Functional
    Created by : Mississippi State University

  • Cypress CY7C285
    Description : 64K x 8 Bit Reprogrammable Fast Column Access PROM
    General Taxonomy Level : Full Functional
    Created by : Mississippi State University
|| Cypress Memory Models || Cypress FIFO Models ||
|| Intel Flash Memory Models || AMD Flash Memory Models
|| Miscellaneous Memory Models ||
|| Miscellaneous FIFO Models ||
Cypress FIFO Models
  • Cypress Packages for all models
    Description : Utility packages for all Cypress models
    General Taxonomy Level : Behavioral
    Created by : Mississippi State University

  • Cypress CY7C401
    Description : Cascadable 64 x 4 FIFO
    General Taxonomy Level : Full Functional
    Created by : Mississippi State University

  • Cypress CY7C402
    Description : Cascadable 64 x 5 FIFO
    General Taxonomy Level : Full Functional
    Created by : Mississippi State University

  • Cypress CY7C403
    Description : Cascadable 64 x 4 FIFO w/ Output Enable
    General Taxonomy Level : Full Functional
    Created by : Mississippi State University

  • Cypress CY7C404
    Description : Cascadable 64 x 5 FIFO w/ Output Enable
    General Taxonomy Level : Full Functional
    Created by : Mississippi State University

  • Cypress CY7C429
    Description : 2K x 9 Bit Cascadable FIFO
    General Taxonomy Level : Full Functional
    Created by : Mississippi State University
|| Cypress Memory Models || Cypress FIFO Models ||
|| Intel Flash Memory Models || AMD Flash Memory Models
|| Miscellaneous Memory Models ||
|| Miscellaneous FIFO Models ||
Intel Flash Memory Models
|| Cypress Memory Models || Cypress FIFO Models ||
|| Intel Flash Memory Models || AMD Flash Memory Models
|| Miscellaneous Memory Models ||
|| Miscellaneous FIFO Models ||
AMD Flash Memory Models
  • FTP to VHDL.ORG Site -- Am29F080 (.vhd) and Timing file
    Description : AMD Flash Memory Part number Am29F080
    General Taxonomy Level : Full Functional
    Created by : Seva Technologies

|| Cypress Memory Models || Cypress FIFO Models ||
|| Intel Flash Memory Models || AMD Flash Memory Models
|| Miscellaneous Memory Models ||
|| Miscellaneous FIFO Models ||
Miscellaneous Memory Models
  • Generic Large-capacity RAM Model and required VFP Library Packages
    You can obtain the model from the Doulos location by clicking here
    Description : 64k x 16 SRAM with separate I/O. OE and CS are
    active HIGH. Write enable (WE) latches data on rising edge.
    General Taxonomy Level : Behavioral
    Created by : Tim Pagden, Doulus:
    Specialized (V)HDL Training and Consultancy

  • 4M (8bitX512Kword) DRAM Model for Simulation -- a gzipped tarred file
    Description : Simple 4M(8bitX512Kword) DRAM Model for Simulation
    General Taxonomy Level : Behavioral
    Created by : Satoru Takemoto, Fuji Photo Film Asaka lab.
    Saitama-Ken Japan, TEL 87-48-462-6874
    E-mail:takemoto@den.fujifilm.co.jp

  • Configurable Memory -- a VHDL file
    Description : Configurable memory model initialized by a file read
    General Taxonomy Level : Behavioral
    Created by : Ben Cohen, VhdlCohen@aol.com

  • Generic SRAM with complete timing parameters
    Static version of model
    Dynamic version of model
    Description : Generic VHDL model for a typical SRAM with
    complete timing parameters
    General Taxonomy Level : Behavioral
    Created by : Andre' Klindworth, klindwor@informatik.uni-hamburg.de

  • Standard SRAM without timing parameters -- a VHDL file
    Description : Standard VHDL model for a typical SRAM without
    timing parameters
    General Taxonomy Level : Behavioral
    Created by : Norman Hendrich, hendrich@informatik.uni-hamburg.de

  • DRAM without timing parameters -- a VHDL file
    Description : DRAM VHDL model without timing parameters
    General Taxonomy Level : Behavioral
    Created by : Shannon Hill, hill@synnet.com

  • Various Memory Models
    A compressed tar file
    Description : This file contains memory models designed for speed
    and expandability and others designed for maximum space efficiency.
    Includes 256K x 8 NEC upd482235 w/edo
    General Taxonomy Level : Behavioral
    Created by : Tom Rust and Don Day (RGB Spectrum)
    Email: tom@rgb.com, don@rgb.com

  • NEC MCM424000A32 DRAM Model
    A compressed tar file
    Description : This file is made of 4-4MByte DRAMS but does not check
    for proper refresh conditions.
    General Taxonomy Level : Behavioral
    Created by : Tom Rust and Don Day (RGB Spectrum)
    Email: tom@rgb.com, don@rgb.com

  • NEC MCM424000A32 DRAM Model with save/load from disk
    A compressed tar file
    Description : This file is made of 4-4MByte DRAMS but does not check
    for proper refresh conditions. It provides the ability to save/load
    from disk.
    General Taxonomy Level : Behavioral
    Created by : Tom Rust and Don Day (RGB Spectrum)
    Email: tom@rgb.com, don@rgb.com

|| Cypress Memory Models || Cypress FIFO Models ||
|| Intel Flash Memory Models || AMD Flash Memory Models
|| Miscellaneous Memory Models ||
|| Miscellaneous FIFO Models ||
Miscellaneous FIFO Models
  • FIFO UPD485505 and UPD485506 -- a compressed tar file
    Description : FIFO UPD485505 and UPD485506 models modified for
    registered write enable
    General Taxonomy Level : RTL
    Created by : Tom Rust and Don Day (RGB Spectrum)
    Email: tom@rgb.com, don@rgb.com

  • FIFO SY69167
    Accompanying Timing File: Download Timing File
    Description : 64 X 18 FIFO
    General Taxonomy Level : VITAL 3.0 Compliant
    Created by : Ray Steele, TRW


Copyright © 1994-97 RASSP E&F
All rights reserved.

Webmaster

vhdl/models/memory.html