SUAVE: Extending VHDL to Improve Modeling Support

Position Statement for Second Workshop on the Future of VHDL

Peter J. Ashenden

Dept. Computer Science,
University of Adelaide, SA 5005
Australia

petera@cs.adelaide.edu.au

Philip A. Wilsey and Dale E. Martin

Dept. ECECS, PO Box 210030
University of Cincinnati
Cincinnati, OH 45221–0030
USA

phil.wilsey@uc.edu, dmartin@ececs.uc.edu

Abstract

VHDL is widely used by designers of digital systems for specification, simulation and synthesis.